Dynamic Page Sizing of Page Table Entries
AssigneeIntel Corporation
InventorsAbhishek R. Appu, Joydeep Ray, Altug Koker, Balaji Vembu, Prasoonkumar P. Surti, Kamal Sinha, Vasanth Ranganathan, Kiran C. Veernapu, Bhushan M. Borole, Wenyin Fu
Life of this patent
Estimating the term…
Abstract
In accordance with one embodiment each page table entry maps a variable page size (per entry), if multiple continuous virtual pages map to contiguous physical pages. This may drastically reduce the number of translation lookaside buffer (TLB) entries needed since each entry can potentially map a larger chunk of memory, in some embodiments.
Claims30
A method implemented by a driver comprising:
- requesting from an operating system, a variable page table entry size based on the size of an allocated memory block;
- and
- receiving an allocated size from the operating system.
One or more non-transitory computer readable media storing instructions to be implemented by a driver comprising:
- requesting from an operating system, a variable page table entry size based on the size of an allocated memory block;
- and
- receiving an allocated size from the operating system.
An apparatus comprising:
- a processor to request from an operating system, a variable page table entry size based on the size of an allocated memory block, receive an allocated size from the operating system and
- a memory coupled to said processor.
Dependencies are inferred from the claim text.