Column line clamp circuit

Abstract

In an imaging array having a plurality of pixel sensors arranged in a plurality of rows and columns, pixel data being read out on column lines of the array, a column line voltage clamp circuit for column lines of the array includes a master voltage clamp circuit coupled to provide a reference voltage clamp level on a reference node, and a slave voltage clamp circuit coupled to each column line in the imaging array, each slave voltage clamp circuit configured to clamp voltage on the column line to a column voltage clamp level derived from the reference voltage level.

Dependencies are inferred from the claim text.