Non-linear log-likelihood ratio quantization techniques for ldpc decoder architecture
AssigneeQUALCOMM Incorporated
InventorsGirish VARATKAR, Vincent LONCKE, Thomas Joseph RICHARDSON, Yi CAO
Life of this patent
Estimating the term…
Abstract
Certain aspects of the present disclosure generally relate to methods and apparatus for decoding low density parity check (LDPC) codes, and more particularly to non-linear log-likelihood ratio quantization techniques for low-density parity-check (LDPC) decoder architecture.
Claims30
A method for performing low-density parity-check (LDPC) decoding, the method comprising:
- receiving log-likelihood ratios corresponding to bits encoded using LDPC encoding;
- updating the log-likelihood ratios for each of the encoded bits, the log-likelihood ratios indicating a probability of a value of each of the encoded bits;
- storing the log-likelihood ratios using a fixed number of bits for each log-likelihood ratio, wherein for a first range of values of the fixed number of bits, values of the log-likelihood ratios linearly correspond to the values of the fixed number of bits, and wherein for a second range of values of the fixed number of bits, values of the log-likelihood ratios correspond to different values than the values of the fixed number of bits;
- and
- utilizing the log-likelihood ratios to decode the encoded bits.
An apparatus for performing low-density parity-check (LDPC) decoding, the apparatus comprising:
- a memory;
- and
- a processor, the memory and the processor being configured to:
- receive log-likelihood ratios corresponding to bits encoded using LDPC encoding;
- update the log-likelihood ratios for each of the encoded bits, the log-likelihood ratios indicating a probability of a value of each of the encoded bits;
- store the log-likelihood ratios using a fixed number of bits for each log-likelihood ratio, wherein for a first range of values of the fixed number of bits, values of the log-likelihood ratios linearly correspond to the values of the fixed number of bits, and wherein for a second range of values of the fixed number of bits, values of the log-likelihood ratios correspond to different values than the values of the fixed number of bits;
- and
- utilize the log-likelihood ratios to decode the encoded bits.
A computer readable medium having instructions stored thereon for performing a method for performing low-density parity-check (LDPC) decoding, the method comprising:
- receiving log-likelihood ratios corresponding to bits encoded using LDPC encoding;
- updating the log-likelihood ratios for each of the encoded bits, the log-likelihood ratios indicating a probability of a value of each of the encoded bits;
- storing the log-likelihood ratios using a fixed number of bits for each log-likelihood ratio, wherein for a first range of values of the fixed number of bits, values of the log-likelihood ratios linearly correspond to the values of the fixed number of bits, and wherein for a second range of values of the fixed number of bits, values of the log-likelihood ratios correspond to different values than the values of the fixed number of bits;
- and
- utilizing the log-likelihood ratios to decode the encoded bits.
An apparatus for performing low-density parity-check (LDPC) decoding, the method comprising:
- means for receiving log-likelihood ratios corresponding to bits encoded using LDPC encoding;
- means for updating the log-likelihood ratios for each of the encoded bits, the log-likelihood ratios indicating a probability of a value of each of the encoded bits;
- means for storing the log-likelihood ratios using a fixed number of bits for each log-likelihood ratio, wherein for a first range of values of the fixed number of bits, values of the log-likelihood ratios linearly correspond to the values of the fixed number of bits, and wherein for a second range of values of the fixed number of bits, values of the log-likelihood ratios correspond to different values than the values of the fixed number of bits;
- and
- means for utilizing the log-likelihood ratios to decode the encoded bits.
Dependencies are inferred from the claim text.