Switched capacitor dc-dc power converter
AssigneeGN Hearing A/S
InventorsDennis Oland LARSEN, Ivan Harald Holger JORGENSEN, Martin VINTER
Life of this patent
Estimating the term…
Abstract
The present disclosure relates to a switched capacitor DC-DC converter configured for converting a DC input voltage into a higher or lower DC output voltage. The switched capacitor DC-DC converter comprises an output voltage regulator utilizing a feedback loop with a multi-level quantizer configured to convert a lowpass filtered control signal into a corresponding digital control signal.
Claims20
A switched capacitor DC-DC converter configured for converting a DC input voltage into a higher or lower DC output voltage, comprising:
- a clock generator configured to generate a clock signal;
- a charge pump circuit comprising a switch array configured to be driven by first and second non-overlapping clock phases derived from the clock signal;
- and
- an output voltage regulator comprising:
- a reference voltage input for receipt of a DC reference voltage and a feedback voltage input for receipt of a feedback voltage,
- an error signal generator configured to combine the DC reference voltage and the feedback voltage to determine a control signal,
- a loop filter configured for filtering the control signal to generate a filtered control signal, and
- a multi-level quantizer configured to convert the filtered control signal into a corresponding digital control signal at a predetermined sampling frequency.
A switched capacitor DC-DC converter configured for converting a DC input voltage into a higher or lower DC output voltage, comprising:
- a clock generator configured to generate a clock signal;
- a charge pump circuit comprising a switch array configured to be driven by first and second non-overlapping clock phases derived from the clock signal;
- and
- an output voltage regulator comprising:
- a reference voltage input for receipt of a DC reference voltage and a feedback voltage input for receipt of a feedback voltage,
- an error signal generator configured to combine the DC reference voltage and the feedback voltage to determine a control signal,
- a loop filter configured for filtering the control signal to generate a filtered control signal, and
- a multi-level quantizer configured to convert the filtered control signal into a corresponding digital control signal at a predetermined sampling frequency;
- wherein the clock generator is configured to generate a predefined set of fixed clock frequencies.
A switched capacitor DC-DC converter configured for converting a DC input voltage into a higher or lower DC output voltage, comprising:
- a clock generator configured to generate a clock signal;
- a charge pump circuit comprising a switch array configured to be driven by first and second non-overlapping clock phases derived from the clock signal;
- and
- an output voltage regulator comprising:
- a reference voltage input for receipt of a DC reference voltage and a feedback voltage input for receipt of a feedback voltage,
- an error signal generator configured to combine the DC reference voltage and the feedback voltage to determine a control signal,
- a loop filter configured for filtering the control signal to generate a filtered control signal, and
- a multi-level quantizer configured to convert the filtered control signal into a corresponding digital control signal at a predetermined sampling frequency;
- wherein the output voltage regulator comprises a predetermined table or a predetermined rule mapping amplitudes of the digital control signal to respective combinations of clock frequencies.
A switched capacitor DC-DC converter configured for converting a DC input voltage into a higher or lower DC output voltage, comprising:
- a clock generator configured to generate a clock signal;
- a charge pump circuit comprising a switch array configured to be driven by first and second non-overlapping clock phases derived from the clock signal;
- and
- an output voltage regulator comprising:
- a reference voltage input for receipt of a DC reference voltage and a feedback voltage input for receipt of a feedback voltage,
- an error signal generator configured to combine the DC reference voltage and the feedback voltage to determine a control signal,
- a loop filter configured for filtering the control signal to generate a filtered control signal, and
- a multi-level quantizer configured to convert the filtered control signal into a corresponding digital control signal at a predetermined sampling frequency;
- wherein the output voltage regulator is configured to increase a clock frequency for increasing an amplitude of the digital control signal, and to decrease the clock frequency for decreasing the amplitude of the digital control signal.
Dependencies are inferred from the claim text.