Method for Manufacturing Thin Film Transistor and Display Panel
AssigneeSakai Display Products Corporation
InventorsNobutake Nodera, Shigeru Ishida, Ryohei Takakura, Yoshiaki Matsushima, Takao Matsumoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeSakai Display Products Corporation
InventorsNobutake Nodera, Shigeru Ishida, Ryohei Takakura, Yoshiaki Matsushima, Takao Matsumoto
Estimating the term…
In the present invention, a gate electrode is formed on a substrate surface, and an insulation film is formed on the substrate surface whereon the gate electrode has been formed. A first amorphous silicon layer is formed on the substrate surface whereon the insulation film has been formed. An energy beam is irradiated onto a plurality of required sites spaced from each other in the first amorphous silicon layer to transform each of the required sites into a polysilicon layer. Each of the required sites is situated on the upper side of the gate electrode and serves as a channel region between a source and a drain. This allows other sites, which are in the first amorphous silicon layer and related to the plurality of required sites, to also be irradiated by the energy beam and ablated so as to form at the other sites a cleared portion having a required shape. Thereafter, when a metal layer for the source electrode and the drain electrode is formed, the shape of the cleared portion, which is a recessed portion, is followed, thereby forming a depression in the metal layer. Consequently, the depression is used as an alignment mark, and the source electrode and the drain electrode are formed at appropriate positions on the upper side of the channel region.
1-7. (cancelled)
A method for manufacturing a thin film transistor, comprising the processes of:
A display panel provided with a thin film transistor and an alignment mark used in a patterning of a source electrode and a drain electrode of the thin film transistor, wherein
Dependencies are inferred from the claim text.