Semiconductor device and method of manufacturing the same
AssigneeRenesas Electronics Corporation
InventorYoshiki Yamamoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Electronics Corporation
InventorYoshiki Yamamoto
Estimating the term…
A semiconductor device using an SOI (Silicon On Insulator) substrate, capable of preventing malfunction of MISFETs (Metal Insulator Semiconductor Field Effect Transistor) and thus improving the reliability of the semiconductor device. Moreover, the parasitic resistance of the MISFETs is reduced, and the performance of the semiconductor device is improved. An epitaxial layer formed on an SOI layer above an SOI substrate is formed to have a large width so as to cover the ends of the upper surface of an isolation region adjacent to the SOI layer. By virtue of this, contact plugs of which formation positions are misaligned are prevented from being connected to a semiconductor substrate below the SOI layer. Moreover, by forming the epitaxial layer at a large width, the ends of the SOI layer therebelow are prevented from being silicided. As a result, increase in the parasitic resistance of MISFETs is prevented.
1-20. (canceled)
A semiconductor device comprising:
Dependencies are inferred from the claim text.