Chip package structure with bump
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWei-Yu CHEN, Li-Hsien HUANG, An-Jhih SU, Hsien-Wei CHEN
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWei-Yu CHEN, Li-Hsien HUANG, An-Jhih SU, Hsien-Wei CHEN
Estimating the term…
A chip package structure is provided. The chip package structure includes a redistribution substrate. The chip package structure includes a first chip structure over the redistribution substrate. The chip package structure includes a first solder bump arranged between and electrically connecting the redistribution substrate and the first chip structure. The chip package structure includes a first molding layer surrounding the first chip structure. The first molding layer and the first chip structure are both spaced apart from the redistribution substrate by the first solder bump, thereby defining a gap there-between. The chip package structure includes a second chip structure over the first chip structure. The chip package structure includes a second molding layer surrounding the second chip structure. The chip package structure includes a third molding layer surrounding the first molding layer, the second molding layer, and the first solder bump, and filled into the gap.
A chip package structure, comprising:
A chip package structure, comprising:
A chip package structure, comprising:
Dependencies are inferred from the claim text.