Raid decoding architecture with reduced bandwidth
AssigneeSilicon Motion, Inc.
InventorYu-Luen Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Motion, Inc.
InventorYu-Luen Wang
Estimating the term…
A RAID decoding system which performs a Built in Self-Test (BIST) includes: a RAID decoder, including: a storage, for storing a syndrome of a first Reed-Solomon (RS) codeword, a syndrome of a second RS codeword, and parity data of the first RS codeword and the second RS codeword; and an RS decoder which performs decoding on the first RS codeword and the second RS codeword according to the parity data to generate an updated syndrome of the first RS codeword and an updated syndrome of the second RS codeword. A MUX inputs the first and the second RS codeword to the RS decoder in a first iteration, and inputs the parity data to the RS decoder in following iterations for updating the syndromes of the first and the second RS codeword. The updated syndromes are used to perform error correction on the first RS codeword and the second RS codeword.
A RAID decoding system which performs a Built in Self-Test (BIST), the RAID decoding system comprising:
Dependencies are inferred from the claim text.