Shift register, driving method, gate driving circuit and display device
AssigneesBoe Technology Group Co., Ltd., Hefei Boe Optoelectronics Technology Co., Ltd.
InventorsHonggang Gu, Xianjie Shao, Jie Song
Life of this patent
Estimating the term…
Abstract
Embodiments of the present disclosure provide a shift register, a driving method, a gate driving circuit and a display device. The shift register comprises a charging circuitry, a reset circuitry, a pull-up circuitry, a pull-down circuitry, a noise reduction circuitry and a pre-reset circuitry, wherein the pre-reset circuitry is coupled to a frame start signal terminal, a third power supply signal terminal, a pull-up node and an output terminal respectively for resetting the pull-up node and the output terminal under control of a frame start signal.
Claims20
A shift register, comprising:
- charging circuitry coupled to an input signal terminal, a first power supply signal terminal and a pull-up node, configured for charging the pull-up node under control of an input signal from the input signal terminal;
- reset circuitry coupled to a reset signal terminal, a second power supply signal terminal and the pull-up node, configured for resetting a potential of the pull-up node under control of a reset signal from the reset signal terminal;
- pull-up circuitry coupled to a first clock signal terminal, the pull-up node and an output terminal respectively, configured for outputting a driving signal to the output terminal under control of the pull-up node;
- pull-down circuitry coupled to the pull-up node, a pull-down node, a third power supply signal terminal and a second clock signal terminal, configured for controlling a potential of the pull-down node under control of the pull-up node and a second clock signal from the second clock signal terminal;
- noise reduction circuitry coupled to the pull-down node, the third power supply signal terminal, the pull-up node and the output terminal, configured for performing noise reduction on the pull-up node and the output terminal under control of the pull-down node;
- and
- pre-reset circuitry coupled to a frame start signal terminal, the third power supply signal terminal, the pull-up node and the output terminal, configured for resetting the potential of the pull node and a potential of the output terminal under control of a frame start signal from the frame start signal terminal.
A driving method of a shift register, wherein the shift register comprises charging circuitry, reset circuitry, pull-up circuitry, pull-down circuitry, noise reduction circuitry and pre-reset circuitry, the driving method comprising:
- in a pre-reset period, outputting, by the pre-reset circuitry, a third power supply signal to the pull-up node and the output terminal respectively under control of a frame start signal;
- in a charging period, outputting, by the charging circuitry, a first power supply signal to the pull-up node under control of an input signal;
- in an outputting period, maintaining, by the pull-up node, a potential of the first power supply signal;
- and outputting, by the pull-up circuitry, a first clock signal to the output terminal under control of the pull-up node;
- in a reset period, outputting, by the reset circuitry, a second power supply signal to the pull-up node under control of a reset signal;
- outputting, by the pull-down circuitry, a second clock signal to the pull-down node under control of the second clock signal;
- and outputting, by the noise reduction circuitry, the third power supply signal to the pull-up node and the output terminal respectively under control of the pull-down node;
- and
- in a noise reduction period, maintaining, by the pull-down node, a potential of the second clock signal;
- and outputting, by the noise reduction circuitry, the third power supply signal to the pull-up node and the output terminal respectively under the control of the pull-down node.
Dependencies are inferred from the claim text.