Serial-Bus Interface for Mutli-Die Module
AssigneePeregrine Semiconductor Corporation
InventorsDavid Alan Podsiadlo, Yuji Shintomi
Life of this patent
Estimating the term…
Loading patent…
AssigneePeregrine Semiconductor Corporation
InventorsDavid Alan Podsiadlo, Yuji Shintomi
Estimating the term…
Circuits and methods for efficient interconnect layout of multiple circuit elements, including integrated circuits (ICs), within a circuit module, while enabling only a single control/status (C/S) connection per module. In a first embodiment, the C/S interfaces of multiple ICs are configured in parallel within a multi-IC module, and coupled through a single module serial bus to a system C/S serial bus. In a second embodiment, the C/S interface of a primary IC is coupled through a single module serial bus to a system C/S serial bus, while a secondary IC is internally serially coupled to a “pass through” interface of the primary IC. In a third embodiment, a dynamic address translation circuit translates device and register address information provided by a master device into corresponding internal addresses, and re-directs command messages from a system C/S serial bus to internal slave devices.
A circuit module for housing a plurality of integrated circuits (ICs) while presenting a single unique address to a system control/status serial bus, including:
A circuit module for housing a plurality of integrated circuits (ICs) while presenting a single unique address to a system control/status serial bus, including:
A method for connecting a circuit module in a housing for a plurality of integrated circuits (ICs) while presenting a single unique address to a system control/status serial bus, including:
A method for connecting a circuit module in a housing for a plurality of integrated circuits (ICs) while presenting a single unique address to a system control/status serial bus, including:
Dependencies are inferred from the claim text.