Reliability enhancement systems and methods
AssigneeNVIDIA Corporation
InventorsNick Fortino, Fred Gruner, Ben Hertzberg
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsNick Fortino, Fred Gruner, Ben Hertzberg
Estimating the term…
Systems and methods for enhancing reliability are presented. In one embodiment, a system comprises a processor configured to execute program instructions and contemporaneously perform reliability enhancement operations (e.g., fault checking, error mitigation, etc.) incident to executing the program instructions. The fault checking can include: identifying functionality of a particular portion of the program instructions; speculatively executing multiple sets of operations contemporaneously; and comparing execution results from the multiple sets of operations. The multiple sets of operations are functional duplicates of the particular portion of the program instructions. If the execution results have a matching value, then the value can be made architecturally visible. If the execution results do not have a matching value, the system can be put in a safe mode. An error mitigation operation can be performed can include a corrective procedure. The corrective procedure can include rollback to a known valid state.
A system comprising:
A method of reliability enhancement, said method comprising:
A computer readable medium with instructions encoded thereon that when executed by a processor perform:
A method of executing a program, said method comprising:
Dependencies are inferred from the claim text.