Loading patent…
AssigneeInternational Business Machines Corporation
InventorsAndre L. ALBOT, Vishal C. ASLOT, Thomas V. BURKS, III, John D. DIETEL
Estimating the term…
The present disclosure relates to updating a firmware image on a coherent hardware accelerator concurrently with executing operations on the coherent hardware accelerator. According to one embodiment, while executing accelerator-enabled operations on the coherent hardware accelerator, a system stores a firmware update package in a local memory on the coherent hardware accelerator. Once the firmware update package is stored in local memory on the coherent hardware accelerator, the system restarting the coherent hardware accelerator by pausing the execution of at least a first operation initiated on the coherent hardware accelerator and applying the firmware update package to the firmware image on the coherent hardware accelerator. Once the firmware update package is applied to the coherent hardware accelerator, the system resumes the operation on the coherent hardware accelerator.
1-8. (canceled)
A computer-implemented method for updating a firmware image on a coherent hardware accelerator concurrently with executing operations on the coherent hardware accelerator, the computer-implemented method comprising:
The computer-implemented method of claim 1, wherein the set of operations comprises a set of accelerator-enabled operations.
The computer-implemented method of claim 1, wherein pausing the first operation executing on the coherent hardware accelerator comprises saving one or more interrupt source numbers identifying the paused operation.
The computer-implemented method of claim 1, wherein pausing the first operation executing on the coherent hardware accelerator comprises saving a range of memory mapped input/output (I/O) (MMIO) addresses associated with the paused operation.
The computer-implemented method of claim 1, wherein pausing the first operation executing on the coherent hardware accelerator comprises saving a program counter associated with an instruction most recently executed by the paused operation.
The computer-implemented method of claim 1, wherein pausing the first operation executing on the coherent hardware accelerator comprises saving a most recently executed I/O command associated with the paused operation.
Dependencies are inferred from the claim text.