Back to results
US 2018/0054550 A1Published application
Device for vertical and horizontal synchronization in display system
AssigneeSynaptics Japan GK
InventorTsuyoshi KUROIWA
Life of this patent
Estimating the term…
Abstract
A display driver for a display device including a sync extraction circuit configured to generate a vertical sync source signal in response to a vertical sync period start instruction indicating a start of a vertical sync period, a timing generator configured to generate an internal vertical sync signal in response to the vertical sync source signal; and a drive circuit configured to drive the display panel in synchronization with the internal vertical sync signal
Claims19
A display driver for driving a display panel, comprising:
- a sync extraction circuit configured to generate a vertical sync source signal in response to a vertical sync period start instruction indicating a start of a vertical sync period, the vertical sync period start instruction being supplied external from of the display driver;
- a timing generator circuit configured to generate an internal vertical sync signal in response to the vertical sync source signal;
- and
- a drive circuit configured to drive the display panel in synchronization with the internal vertical sync signal,
- wherein the timing generator circuit is further configured to assert the internal vertical sync signal in response to an assertion of the vertical sync source signal,
- wherein the sync extraction circuit is further configured to assert the vertical sync source signal when detecting the vertical sync period start instruction, and
- wherein the sync extraction circuit is further configured to assert the vertical sync source signal when a predetermined period of time has passed after a previous assertion of the vertical sync source signal.
4 more elements
A display driver for driving a display panel, comprising:
- a sync extraction circuit configured to generate a horizontal sync source signal in response to a horizontal sync period start instruction indicating a start of a horizontal sync period, the horizontal sync period start instruction being supplied from outside of the display driver;
- a timing generator configured to generate an internal horizontal sync signal in response to the horizontal sync source signal;
- and
- a drive circuit configured to drive the display panel in synchronization with the internal horizontal sync signal,
- wherein the timing generator circuit is further configured to assert the internal horizontal sync signal in response to an assertion of the horizontal sync source signal,
- wherein the sync extraction circuit,is further configured to assert the horizontal sync source signal when detecting the horizontal sync period start instruction, and
- wherein the sync extraction circuit is further configured to assert the horizontal sync source signal when a predetermined period of time has passed after a previous assertion of the horizontal sync source signal.
4 more elements
A display device, comprising:
- a display driver;
- and
- a display panel,
- wherein the display driver includes:
- a sync extraction circuit configured to generate a vertical sync source signal in response to a vertical sync period start instruction indicating a start of a vertical sync period, the vertical sync period start instruction being supplied from outside of the display driver;
- a timing generator configured to generate an internal vertical sync signal in response to the vertical sync source signal;
- and
- a drive circuit configured to drive the display panel in synchronization with the internal vertical sync signal,
- wherein the timing generator circuit is configured to assert the internal vertical sync signal in response to an assertion of the vertical sync source signal,
- wherein the sync extraction circuit is configured to assert the vertical sync source signal when detecting the vertical sync period start instruction, and
- wherein the sync extraction circuit is configured to assert the vertical sync source signal when a predetermined period of time has passed after a previous assertion of the vertical sync source signal.
8 more elements
Dependencies are inferred from the claim text.