Analog neuromorphic circuits for dot-product operation implementing resistive memories
AssigneeUniversity of Dayton
InventorsChris Yakopcic, Tarek M. Taha, Md Raqibul Hasan
Life of this patent
Estimating the term…
Loading patent…
AssigneeUniversity of Dayton
InventorsChris Yakopcic, Tarek M. Taha, Md Raqibul Hasan
Estimating the term…
An analog neuromorphic circuit is disclosed having resistive memories that provide a resistance to each corresponding input voltage signal. Input voltages are applied to the analog neuromorphic circuit. Each input voltage represents a vector value that is a non-binary value included in a vector that is incorporated into a dot-product operation with weighted matrix values included in a weighted matrix. A controller pairs each resistive memory with another resistive memory. The controller converts each pair of resistance values to a single non-binary value. Each single non-binary value is mapped to a weighted matrix value included in the weighted matrix that is incorporated into the dot-product operation with the vector values included in the vector. The controller generates dot-product operation values from the dot-product operation with the vector and the weighted matrix where each dot-product operation is a non-binary value.
An analog neuromorphic circuit that implements a plurality of resistive memories, comprising:
A method for adjusting resistances of a plurality of resistive memories positioned in an analog neuromorphic circuit, comprising:
An analog neuromorphic system that implements a plurality of resistive memories, comprising:
Dependencies are inferred from the claim text.