Providing memory bandwidth compression using multiple last-level cache (llc) lines in a central processing unit (cpu)-based system
AssigneeQUALCOMM Incorporated
InventorsColin Beaton Verrilli, Mattheus Cornelis Antonius Adrianus Heddes, Mark Anthony Rinaldi, Natarajan Vaidhyanathan
Life of this patent
Estimating the term…