Optimized sha-256 datapath for energy-efficient high-performance bitcoin mining
AssigneeIntel Corporation
InventorsVikram B. Suresh, Sudhir K. Satpathy, Sanu K. Mathew
Life of this patent
Estimating the term…
Abstract
A processing system includes a processor to construct an input message comprising a plurality of padding bits and a hardware accelerator, communicatively coupled to the processor, comprising a first plurality of circuits to perform a stage-1 secure hash algorithm (SHA) hash based on the input message, wherein the hardware accelerator comprises a first data path coupled between a first reference node and a first input node of the first plurality of circuits to feed a first padding bit of the plurality of padding bits to the first input node.
Claims20
A processing system comprising:
- a processor to construct an input message comprising a plurality of padding bits;
- and
- a hardware accelerator, communicatively coupled to the processor, comprising a first plurality of circuits to perform a stage-1 secure hash algorithm (SHA) hash based on the input message, wherein the hardware accelerator comprises a first data path coupled between a first reference node and a first input node of the first plurality of circuits to feed a first padding bit of the plurality of padding bits to the first input node.
An application specific integrated circuit (ASIC) comprising:
- a first plurality of circuits to perform a stage-1 secure hash algorithm (SHA) hash based on an input message comprising a plurality of padding bits;
- and
- a data path coupled between a first reference node and a first input node of the first plurality of circuits to feed a first padding bit of the plurality of padding bits to the first input node.
A method comprising:
- receiving, by a hardware accelerator, an input message comprising a first padding bit;
- feeding, using a first data path coupled between a first reference node and a first input node of a first plurality of circuits, the first padding bit to the first input node of the first plurality of circuits to perform a stage-1 secure hash algorithm (SHA) hash;
- and
- performing, by the hardware accelerator, the stage-1 SHA hash based on the input message.
Dependencies are inferred from the claim text.