Semiconductor device including dual trench epitaxial dual-liner contacts
AssigneeInternational Business Machines Corporation
InventorsVeeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsVeeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
Estimating the term…
A complementary metal-oxide-semiconductor field-effect transistor (CMOS) device includes a first source/drain (S/D) region and a second S/D region different from the first S/D region. A first epitaxy film formed of a first semiconductor material is on the first S/D region. A second epitaxy film formed of a second semiconductor material is on the second S/D region. The CMOS device further includes first and second S/D contact stacks. The first S/D contact stack includes a first contact trench liner having a first inner side wall extending from a first base portion to an upper surface of the first S/D contact stack. The second S/D contact stack includes a second contact trench liner having a second inner side wall extending from a second base portion to an upper surface of the second S/D contact stack. The first inner sidewall directly contacts the second inner sidewall.
A method of forming contact trench liners in a complementary metal-oxide-semiconductor field-effect transistor (CMOS) device, the method comprising:
The method of claim 21, wherein the sacrificial material comprises amorphous carbon.
The method of claim 21, wherein the sacrificial material comprises an oxide material comprising at least one of silicon dioxide, aluminum oxide and silicon nitride.
A method of forming source/drain (S/D) contact stacks in a complementary metal-oxide-semiconductor field-effect transistor (CMOS) device, the method comprising:
A complementary metal-oxide-semiconductor field-effect transistor (CMOS) device, comprising:
Dependencies are inferred from the claim text.