Back to results
US 2018/0005671 A1Published application
Apparatuses and methods for performing intra-module databus inversion operations
AssigneeMicron Technology, Inc.
InventorsTimothy M. Hollis, Huy T. Vo, Dirgha Khatri
Life of this patent
Estimating the term…
Abstract
Apparatuses, memory modules, and methods for performing intra-module data bus inversion operations are described. An example apparatus include a memory module comprising a data bus inversion (DBI) and buffer circuit and a plurality of memories. The DBI and buffer circuit configured to encode a block of data received by the memory module and to provide DBI data and a corresponding DBI bit to a respective memory of the plurality of memories.
Claims20
An apparatus, comprising:
- a memory comprising a memory array and a first data bus inversion (DBI) logic circuit, the first DBI logic circuit configured to perform a DBI encoding operation and a DBI decoding operation;
- and
- a second DBI logic circuit coupled to the memory, the second DBI logic circuit configured to perform a DBI encoding operation and a DBI decoding operation.
An apparatus, comprising:
- a data bus;
- a data bus inversion (DBI) bus;
- a memory coupled to a first end of the data bus and a first end of the DBI bus, the memory comprising a memory array and a first data bus inversion (DBI) logic circuit, the first DBI logic circuit configured to perform a DBI encoding operation and a DBI decoding operation;
- and
- a second DBI logic circuit coupled to the second end of the data bus and a second end of the DBI bus, the second DBI logic circuit configured to perform a DBI encoding operation and a DBI decoding operation.
2 more elements
A method, comprising:
- receiving a first data from a host;
- encoding the first data by a first data bus inversion (DBI) logic circuit to produce a first encoded data and a first DBI bit;
- receiving the first encoded data and the first DBI bit by a memory;
- decoding the first encoded data based on the first DBI bit by a second DBI logic circuit in the memory;
- storing a decoded first encoded data into a memory array in the memory;
- encoding a second data stored in the memory array by the second DBI logic circuit to produce a second encoded data and a second DBI bit;
- receiving the second encoded data and the second DBI bit by the first DBI logic circuit;
- decoding the second encoded data based on the second DBI bit by the first DBI logic circuit to produce a decoded second encoded data;
- and
- transferring the decoded second encoded data into the host.
7 more elements
Dependencies are inferred from the claim text.