Reducing memory latency in graphics operations
AssigneeIntel Corporation
InventorsMichael Apodaca, David M. Cimini, Thomas F. Raoux, Somnath Ghosh, Uddipan Mukherjee, Debraj Bose, Sthiti Deka, Yohai Gevim
Life of this patent
Estimating the term…
Abstract
Methods and apparatus relating to reducing memory latency in graphics operations are described. In an embodiment, uniform data is transferred from a buffer to a General Register File (GRF) of a processor based at least in part on information stored in a gather table. The uniform data comprises data that is uniform across a plurality of primitives in a graphics operation. Other embodiments are also disclosed and claimed.
Claims25
An apparatus comprising:
- first logic, at least a portion of which is in hardware, to transfer uniform data from a buffer to a General Register File (GRF) of a processor based at least in part on information stored in a gather table,
- wherein the uniform data is to comprise data that is uniform across a plurality of primitives in a graphics operation.
A method comprising:
- transferring uniform data from a buffer to a General Register File (GRF) of a processor based at least in part on information stored in a gather table,
- wherein the uniform data comprises data that is uniform across a plurality of primitives in a graphics operation.
One or more computer-readable medium comprising one or more instructions that when executed on at least one processor configure the at least one processor to perform one or more operations to:
- transfer uniform data from a buffer to a General Register File (GRF) of the processor based at least in part on information stored in a gather table,
- wherein the uniform data comprises data that is uniform across a plurality of primitives in a graphics operation.
Dependencies are inferred from the claim text.