Semiconductor packages with sub-terminals and related methods
AssigneeSemiconductor Components Industries, LLC
InventorsAtapol Prajuckamol, Chee Hiong Chew, Azhar Aripin
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Components Industries, LLC
InventorsAtapol Prajuckamol, Chee Hiong Chew, Azhar Aripin
Estimating the term…
A semiconductor device package includes a substrate having first and second opposing surfaces. A first surface of a die couples to the second surface of the substrate, and a first surface of an electrically conductive sub-terminal electrically couples with an electrical contact of the die and physically couples to the second surface of the substrate. A mold compound encapsulates the die and a majority of the sub-terminal. In implementations a first surface of the mold compound is coupled to the second surface of the substrate and a second surface of the mold compound opposing the first surface of the mold compound is flush with a second surface of the sub-terminal opposing the first surface of the sub-terminal. In implementations the sub-terminal includes a pillar having a longest length perpendicular to a longest length of the substrate. In implementations an electrically conductive pin couples to the second surface of the sub-terminal.
A method of forming a semiconductor package, comprising:
A method of forming a semiconductor device package, comprising:
A method of forming a semiconductor device package, comprising:
Dependencies are inferred from the claim text.