Memory control circuit unit, memory storage device and signal receiving method
AssigneePhison Electronics Corp.
InventorsMing-Chien Huang, Chia-Lung Ma, Tzu-Chia Huang
Life of this patent
Estimating the term…
Loading patent…
AssigneePhison Electronics Corp.
InventorsMing-Chien Huang, Chia-Lung Ma, Tzu-Chia Huang
Estimating the term…
A memory control circuit unit, a memory storage device and a signal receiving method. In one exemplary embodiment, a memory interface circuit of the memory control circuit unit receives a first signal from a volatile memory and adjusts a voltage value of the first signal to a voltage range in response to an internal impedance of the memory interface circuit, where a central value of the voltage range is not equal to a default voltage value, and the default voltage value is one half a sum of a voltage value of a supply voltage of the memory interface circuit and a voltage value of a reference ground voltage. In addition, the memory interface circuit further generates an input signal according to a voltage correspondence between the first signal and an internal reference voltage.
A memory control circuit unit, configured to control a volatile memory, and the memory control circuit unit comprising:
A memory storage device, comprising:
A signal receiving method for a memory storage device having a volatile memory, and the signal receiving method comprising:
Dependencies are inferred from the claim text.