Rate domain numerical processing circuit and method
OwnerHarry Bourne Marr, JR., Jeffery Jay Logan +1inventors
InventorsHarry Bourne Marr, JR., Jeffery Jay Logan, Daniel Thompson
Life of this patent
Estimating the term…
Loading patent…
OwnerHarry Bourne Marr, JR., Jeffery Jay Logan +1inventors
InventorsHarry Bourne Marr, JR., Jeffery Jay Logan, Daniel Thompson
Estimating the term…
Rate domain numerical processing comprises receiving an input serial data stream on a single input wire in which a multi-valued number is represented as a rate of pulse events comprising pulses, null pulses or a combination thereof. The rate of pulse events in an output serial data stream is varied in accordance with an operand to perform a multi-valued arithmetic operation selected from multiplication, division, addition and subtraction or a combination thereof. The rate may be varied by scaling the rate by an operand, which may be implemented using a count and compare circuit topology. The output serial data stream is output on a single output wire. The rate domain operations, specifically multiplication and division are accomplished without the resource & power intensive binary multiplier and binary divisions circuits. The operations are implemented using simple registers, adders, accumulators, counters, comparators, and basic logic, which is far more SWaP-C efficient.
A numerical processing method, comprising:
A numerical processing circuit, comprising:
A numerical processing circuit for processing serial data in a rate domain, comprising:
A numerical processing circuit, comprising:
Dependencies are inferred from the claim text.