Instruction Storage
AssigneeApple Inc.
InventorsAndrew M. Havlir, Dzung Q. Vu, Liang Kai Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeApple Inc.
InventorsAndrew M. Havlir, Dzung Q. Vu, Liang Kai Wang
Estimating the term…
Techniques are disclosed relating to low-level instruction storage in a processing unit. In some embodiments, a graphics unit includes execution circuitry, decode circuitry, hazard circuitry, and caching circuitry. In some embodiments the execution circuitry is configured to execute clauses of graphics instructions. In some embodiments, the decode circuitry is configured to receive graphics instructions and a clause identifier for each received graphics instruction and to decode the received graphics instructions. In some embodiments, the caching circuitry includes a plurality of entries each configured to store a set of decoded instructions in the same clause. A given clause may be fetched and executed multiple times, e.g., for different SIMD groups, while stored in the caching circuitry.
An apparatus, comprising:
A method, comprising:
An apparatus, comprising:
Dependencies are inferred from the claim text.