Multi-die data storage device with in-memory parity circuitry
AssigneeSanDisk Technologies LLC
InventorsHUA-LING CYNTHIA HSU, ABHIJEET MANOHAR, DEEPANSHU DUTTA
Life of this patent
Estimating the term…
Abstract
A data storage device includes a first memory die having memory cells and a first transfer data latch. The data storage device also includes a second memory die having second memory cells and a second transfer data latch. A bus is coupled to the first memory die and the second memory die. The data storage device also includes a controller coupled to the bus. The controller is configured to cause the first transfer data latch and the second transfer data latch to store first data responsive to sending the first data to the first memory die for programming of the first data to a first word line of the first memory cells.
Claims20
A data storage device comprising:
- a first memory die comprising first memory cells and a first transfer data latch;
- a second memory die comprising second memory cells and a second transfer data latch;
- a bus coupled to the first memory die and the second memory die;
- and
- a controller coupled to the bus and configured to cause the first transfer data latch and the second transfer data latch to store first data responsive to sending the first data to the first memory die for programming of the first data to a first word line of the first memory cells.
A data storage device comprising:
- a first memory die of a plurality of memory dies, the first memory die comprising first memory cells;
- a second memory die of the plurality of memory dies, the second memory die comprising second memory cells and a plurality of data latches;
- and
- a controller coupled to the first memory die and to the second memory die and configured to cause first data to be stored at the first memory cells and to cause parity data associated with the first data to be generated at the second memory die and stored at the plurality of data latches of the second memory die.
A method comprising:
- at a data storage device that includes a controller and a plurality of memory dies, performing:
- sending a first command and first data from the controller to a first memory die of the plurality of memory dies;
- storing, based on the first command, the first data at a first transfer data latch of the first memory die;
- and
- storing, based on the first command, the first data at a second transfer data latch of a second memory die of the plurality of memory dies.
Dependencies are inferred from the claim text.