Loading patent…
AssigneeWolting Holding B.V.
InventorSimon Wolting
Estimating the term…
Method of and a compiler for controlling a network based on a logical network model. The network has physical nodes and logical nodes. The physical nodes are interconnected by physical links in accordance with a physical network layout. The logical network model has logical nodes indicated with a logical node name which refers to at least one physical node in the network. The method uses a depth-mapping relation defining how the logical nodes are mapped to the physical nodes. The method includes creating logical links between the logical nodes in dependence on the physical paths between the physical nodes and on the depth-mapping relation. The method uses edge-relationships between logical link, logical path, physical link, physical path and depth-mapping relations. Logical paths in the logical network are transformed into a physical path comprising of physical links between the physical nodes through recursive calculation and forwarding instructions are created for the physical nodes, in dependence on the edge-relationships and point-of-attachment names between physical links and physical nodes. A user of a compiler may specify additional operations other than switching, multiplexing or de-multiplexing to be performed at a logical node on packet or signal. Said packet or signal may be identified with a logical identifier identifying at least one logical link or logical path, and said additional operation may be specified at a logical node, providing programmability of additional operations in said logical network model. Said additional operations will, if possible, be performed by physical or virtual resources represented by physical nodes.
A method of controlling an overall network by a compiler, based on a logical network model, the overall network comprising two or more physical nodes, the physical nodes being interconnected by physical links in accordance with a physical network layout, the logical network model comprising logical nodes, each logical node being indicated with a logical node name, each logical node name referring to at least one physical node in the overall network, the method as performed by the compiler comprising the following actions:
A method of controlling an overall network by a compiler, based on a logical network model, the overall network comprising two or more physical nodes, the physical nodes being interconnected by physical links in accordance with a physical network layout, the logical network model comprising logical nodes, each logical node being indicated with a logical node name, each logical node name referring to at least one physical node in the overall network, the method as performed by the compiler comprising the following actions:
A method of controlling an overall network by a compiler, based on a logical network model, the overall network comprising two or more physical nodes, the physical nodes being interconnected by physical links in accordance with a physical network layout, the logical network model comprising logical nodes, each logical node being indicated with a logical node name, each logical node name referring to at least one physical node in the overall network, the method as performed by the compiler comprising the following actions:
Dependencies are inferred from the claim text.