Semiconductor interconnect structure and manufacturing method thereof
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorCHIH-YUAN TING
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorCHIH-YUAN TING
Estimating the term…
The present disclosure provides an interconnect structure, including a low k dielectric layer with an air gap region and a non-air gap region. A first conductive line is positioned in the air gap region, and a second conductive line is positioned in the non-air gap region of the low k dielectric layer. A height of the first conductive line is different from a height of the second conductive line. The present disclosure also provides a method for manufacturing a semiconductor interconnect structure, including forming a photoresist layer over a hard mask layer with openings exposing a low k dielectric layer; treating a region of the low k dielectric layer to increase hydrophilicity through the openings of the hard mask layer; and removing the treated low k dielectric region to form an air gap in the air gap region.
A method for manufacturing a semiconductor interconnect structure, comprising:
A method for manufacturing a semiconductor interconnect structure, comprising:
A method for manufacturing a semiconductor interconnect structure, comprising:
Dependencies are inferred from the claim text.