Double aspect ratio trapping
AssigneeInternational Business Machines Corporation
InventorsKangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Alexander Reznicek
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsKangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Alexander Reznicek
Estimating the term…
A semiconductor structure is provided by a process in which two aspect ratio trapping processes are employed. The structure includes a semiconductor substrate portion of a first semiconductor material having a first lattice constant. A plurality of first semiconductor-containing pillar structures of a second semiconductor material having a second lattice constant that is greater than the first lattice constant extend upwards from a surface of the semiconductor substrate portion. A plurality of second semiconductor-containing pillar structures of a third semiconductor material having a third lattice constant that is greater than the first lattice constant extend upwards from another surface of the semiconductor substrate portion. A spacer separates each first semiconductor-containing pillar structure from each second semiconductor-containing pillar structure. Each second semiconductor-containing pillar structure has a width that is different from a width of each first semiconductor-containing pillar structure.
A semiconductor structure comprising:
A semiconductor structure comprising:
Dependencies are inferred from the claim text.