Redundant array of independent nand for a three-dimensional memory array
AssigneeMicron Technology, Inc.
InventorsJung Sheng Hoei, Sampath K. Ratnam, Renato C. Padilla, Kishore K. Muchherla, Sivagnanam Parthasarathy, Peter Feeley
Life of this patent
Estimating the term…
Abstract
The present disclosure includes a redundant array of independent NAND for a three dimensional memory array. A number of embodiments include a three-dimensional array of memory cells, wherein the array includes a plurality of pages of memory cells, a number of the plurality of pages include a parity portion of a redundant array of independent NAND (RAIN) stripe, and the parity portion of the RAIN stripe in each respective page comprises only a portion of that respective page.
Claims26
An apparatus, comprising:
- a three-dimensional array of memory cells, wherein:
- the array includes a plurality of pages of memory cells;
- a number of the plurality of pages include a parity portion of a redundant array of independent NAND (RAIN) stripe;
- and
- the parity portion of the RAIN stripe in each respective page comprises only a portion of that respective page.
An apparatus, comprising:
- a three-dimensional array of memory cells, wherein:
- the array includes a plurality of groups of memory cells and a plurality of pages of memory cells, wherein each respective group includes a different portion of each respective page;
- a number of the plurality of pages include a parity portion of a redundant array of independent NAND (RAIN) stripe, wherein each respective one of the number of pages includes a parity portion of a different RAIN stripe;
- and
- a size of the parity portion of each different RAIN stripe is less than a size of the page that includes that parity portion.
A method of operating memory, comprising:
- storing a parity portion of a redundant array of independent NAND (RAIN) stripe in a first portion of a page of memory cells in a three-dimensional array of memory cells;
- and
- storing user data in a second portion of the page.
A method of operating memory, comprising:
- storing a plurality of redundant array of independent NAND (RAIN) stripes in a plurality of pages of memory cells in a plurality of groups of memory cells in a three-dimensional memory array, wherein:
- a parity portion of each respective RAIN stripe is stored in each respective page;
- and
- the parity portion of the RAIN stripe stored in each respective page is stored in less than all of the page.
Dependencies are inferred from the claim text.