Back to results
US 2017/0230143 A1Published application
System and method for line coding
AssigneeRockley Photonics Limited
InventorsGuy Regev, Daniel Brunina, Nathan Farrington, Thomas Pierre Schrans
Life of this patent
Estimating the term…
Abstract
A system and method for line coding of data. A serial transmitter includes a forward error correction encoding circuit followed by a bit conditioning circuit. The bit conditioning circuit counts the lengths of runs of consecutive identical digits and, when the count reaches a threshold, flips a bit. A serial receiver receives the data from the serial transmitter. The serial receiver includes a forward error correction decoding circuit, which re-flips bits flipped by the bit conditioning circuit of the serial transmitter.
Claims19
A system comprising:
- a serial transmitter having a transmitter input and a transmitter output, the serial transmitter comprising:
- a forward error correction encoding circuit having an input connected to the transmitter input, and an output;
- and
- a bit conditioning circuit having an input connected to the output of the forward error correction encoding circuit, the bit conditioning circuit comprising a bit flipping circuit configured to selectively invert a current bit, the bit conditioning circuit being configured to limit, in data transmitted through the transmitter output, a maximum run length of consecutive identical bits.
1 more element
A serial link, comprising:
- a serial transmitter having a transmitter input and a transmitter output;
- and
- a serial receiver having a receiver input connected to the serial transmitter through a serial channel;
- the serial transmitter comprising:
- a forward error correction encoding circuit having an input connected to the transmitter input, and an output;
- and
- a bit conditioning circuit having an input connected to the output of the forward error correction encoding circuit, the bit conditioning circuit comprising a bit flipping circuit configured to selectively invert a current bit, the bit conditioning circuit being configured to limit, in data transmitted through the transmitter output, a maximum run length of consecutive identical bits.
4 more elements
Dependencies are inferred from the claim text.