Biquad stage having a selectable bit precision
AssigneeSilicon Laboratories Inc.
InventorsCARL H. ALELYUNAS, David Anderton, Nicholas R. Berkner, Yue Zhao, Thomas G. Ragan
Life of this patent
Estimating the term…
Abstract
An apparatus includes a plurality of delay elements, a plurality of multipliers and an accumulator to form a biquad stage; and a precision logic circuit. The biquad stage includes feedback paths; at least one feedback path has an adjustable bit precision; and the precision logic is adapted to regulate the bit precision of the feedback path(s) based at least in part on at least one parameter that is associated with the biquad stage.
Claims20
An apparatus comprising:
- a plurality of delay elements, a plurality of multipliers and an accumulator to form a biquad stage;
- and
- a precision logic circuit;
- wherein:
- the biquad stage comprises a plurality of feedback paths;
- at least one feedback path of the plurality of feedback paths has an adjustable bit precision;
- and
- the precision logic circuit is adapted to regulate the bit precision of the at least one feedback path based at least in part on at least one parameter associated with the biquad stage.
An article comprising a non-transitory computer readable storage medium to store instructions that when executed by a computer cause the computer to:
- program a plurality of coefficients for a biquad stage comprising a plurality of feedback paths;
- and
- select a bit precision of at least one feedback path of the plurality of feedback paths based at least in part on at least one coefficient of the plurality coefficients.
A method comprising:
- providing a plurality of biquad filters to perform audio signal filtering;
- and
- regulating a feedback bit precision of a given biquad filter of the plurality of biquad filters based at least in part on filtering coefficients of the given biquad filter.
Dependencies are inferred from the claim text.