# US 2016/0366646 A1 · Operation method of communication node in automotive network

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2016/0366646 A1
- Document ID: US20160366646A1
- Status: Published application
- Kind: A1
- Application number: 15/156,442
- Filed: 2016-05-17
- Published: 2016-12-15
- Earliest claimed: 2015-06-11
- Assignees: Hyundai Motor Company
- Applicants: Hyundai Motor Company
- Inventors: Jin Hwa Yun; Kang Woon Seo; Dong Ok Kim
- Web page: https://patentgrep.com/patent/US20160366646A1

## CPC

- H04W 52/0229: {where the received signal is a wanted signal}
- G06F 9/4406: {Loading of operating system}
- H04L 67/12: specially adapted for proprietary or special-purpose networking environments, e.g. medical networks, sensor networks, networks in vehicles or remote metering networks
- G06F 9/4401: Bootstrapping (security arrangements therefor G06F21/57)
- Y02D 30/70: in wireless communication networks
- H04W: WIRELESS COMMUNICATION NETWORKS (broadcast communication H04H; communication systems using wireless links for non-selective communication, e.g. wireless extensions H04M1/72)
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- H04L: TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION (arrangements common to telegraphic and telephonic communication H04M)
- Y02D: CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE

## Abstract

An operation method of a communication node including a physical (PHY) layer block and a controller , includes: receiving, at the PHY layer block, a signal transmitted from a counterpart communication node; transmitting, by the PHY layer block, a wakeup signal for waking up the controller to the controller; storing, by the PHY layer block, data included in the signal received from the counterpart communication node in a PHY layer buffer; and transmitting, by the PHY layer block, the data stored in the PHY layer buffer to the controller.

## Claims

### Claim 1

An operation method of a communication node including a physical (PHY) layer block and a controller, the method comprising:
receiving, at the PHY layer block, a signal transmitted from a counterpart communication node;
transmitting, by the PHY layer block, a wakeup signal for waking up the controller to the controller;
storing, by the PHY layer block, data included in the signal received from the counterpart communication node in a PHY layer buffer; and
transmitting, by the PHY layer block, the data stored in the PHY layer buffer to the controller.

### Claim 2 (depends on 1)

The method according to claim 1, further comprising transmitting, by the PHY layer block, the wakeup signal to the controller via at least one of: a media independent interface (MII), a reduced MII (RMII), a gigabit MII (GMII), a reduced GMII (RGMII), a serial GMII (SGMII), and a 10 GMII (XGMII).

### Claim 3 (depends on 1)

The method according to claim 1, wherein the transmitting of the wakeup signal and the storing of the data are performed by the PHY layer block in a parallel processing manner.

### Claim 4 (depends on 1)

The method according to claim 1, wherein the transmitting of the data stored in the PHY layer buffer to the controller comprises:
receiving an operating system (OS) booting completion signal from the controller; and
transmitting the data stored in the PHY layer buffer to the controller in response to the OS booting completion signal.

### Claim 5 (depends on 1)

The method according to claim 1, wherein the transmitting of the data stored in the PHY layer buffer to the controller comprises:
transmitting the data stored in the PHY layer buffer to the controller after a lapse of a predetermined time from a point in time of transmitting the wakeup signal.

### Claim 6 (depends on 1)

The method according to claim 1, further comprising cutting off power for driving the PHY layer buffer after the transmitting of the data stored in the PHY layer buffer to the controller.

### Claim 7 (depends on 1)

The method according to claim 1, wherein the communication node is connected to an automotive network.

### Claim 8

An operation method of a communication node including a physical (PHY) layer block and a controller, the method comprising:
receiving, at the controller, a wakeup signal for waking up the controller from the PHY layer block;
performing, by the controller, a booting operation of an operating system (OS); and
storing, by the controller, data received from the PHY layer block.

### Claim 9 (depends on 8)

The method according to claim 8, receiving, at the controller, the wakeup signal from the PHY layer block via at least one of: a media independent interface (MII), a reduced MII (RMII), a gigabit MII (GMII), a reduced GMII (RGMII), a serial GMII (SGMII), and a 10 GMII (XGMII).

### Claim 10 (depends on 8)

The method according to claim 8, further comprising transmitting an OS booting completion signal to the PHY layer block after completion of the booting operation, wherein the OS booting completion signal indicates the completion of the booting operation.

### Claim 11 (depends on 8)

The method according to claim 8, wherein the communication node is connected to an automotive network.

### Claim 12

A physical (PHY) layer block of a communication node including the PHY layer block and a controller, comprising:
a PHY layer interface part receiving a signal transmitted from a counterpart communication node;
a PHY layer buffer storing data included in the received signal; and
a PHY layer processor controlling the PHY layer interface part to transmit a wakeup signal for waking up the controller and controlling the PHY layer buffer to store the data included in the received signal in the PHY layer buffer,
wherein the PHY layer processor controls the PHY layer buffer to transmit the data stored in the PHY layer buffer to the controller.

### Claim 13 (depends on 12)

The PHY layer block according to claim 12, wherein the PHY layer interface part transmits the wakeup signal to the controller via at least one of: a media independent interface (MII), a reduced MII (RMII), a gigabit MII (GMII), a reduced GMII (RGMII), a serial GMII (SGMII), and a 10 GMII (XGMII).

### Claim 14 (depends on 12)

The PHY layer block according to claim 12, wherein the PHY layer processor controls the PHY layer interface part and the PHY layer buffer such that the transmitting of the wakeup signal and the storing of the data are performed in a parallel processing manner.

### Claim 15 (depends on 12)

The PHY layer block according to claim 12, wherein the PHY layer processor controls the PHY layer buffer to transfer the data stored in the PHY layer buffer to the controller after receiving an OS booting completion signal from the controller.

### Claim 16 (depends on 12)

The PHY layer block according to claim 12, wherein the PHY layer processor controls the PHY layer buffer to transfer the data stored in the PHY layer buffer to the controller after a lapse of a predetermined time from a point in time of the transmitting of the wakeup signal.

### Claim 17 (depends on 12)

The PHY layer block according to claim 12, wherein the PHY layer processor cuts off power for driving the PHY layer buffer after transmitting the data stored in the PHY layer buffer to the controller.

### Claim 18

A controller of a communication node including a physical (PHY) layer block and the controller, comprising:
a controller interface part receiving a wakeup signal for waking up the controller from the PHY layer block;
a core performing an operating system (OS) booting operation according to the wakeup signal;
a memory control logic controlling a storage part to store at least one of data for the OS booting operation and data transmitted from the PHY layer block; and
the storage part storing the at least one of data for the OS booting operation and data transmitted from the PHY layer block according to control of the memory control logic.

### Claim 19 (depends on 18)

The controller according to claim 18, wherein the controller interface part receives the wakeup signal through at least one of: a media independent interface (MII), a reduced MII (RMII), a gigabit MII (GMII), a reduced GMII (RGMII), a serial GMII (SGMII), and a 10 GMII (XGMII).

### Claim 20 (depends on 18)

The controller according to claim 18, wherein the core controls the controller interface part to transmit an OS booting completion signal indicating completion of the OS booting operation to the PHY layer block when the OS booting operation is completed.
