Back to results
US 2016/0314814 A1Published application
Systems and Methods for Side-Track Aided Data Recovery
AssigneeAvago Technologies General IP (Singapore) Pte. Ltd.
InventorsYuqing Yang, Shaohua Yang
Life of this patent
Estimating the term…
Abstract
Embodiments of the present inventions are related to systems and methods for data processing, and more particularly to systems and methods for reducing inter-track interference in relation to processing data retrieved from a storage medium.
Claims23
A data processing system, the system comprising:
- an analog to digital converter circuit operable to convert an analog input into a series of digital samples;
- an inter-track interference mitigation circuit operable to reduce inter-track interference from the series of digital samples to yield a corrected series of samples;
- and
- an equalizer circuit operable to apply an equalization algorithm to the corrected series of samples to yield an equalized output;
- and
- a data processing circuit operable to apply a combination of a data detection algorithm and a data decoding algorithm to the equalized output to yield an originally written data set.
3 more elements
(canceled)
15-19. (canceled)
A data storage device, the data storage device comprising:
- a storage medium;
- a read/write head assembly disposed in relation to the storage medium;
- an analog to digital converter circuit operable to convert an information set from target track on the storage medium via the read/write head assembly into a sample set;
- an inter-track interference mitigation circuit operable to reduce inter-track interference from the sample set to yield a corrected series of samples;
- and
- a read channel circuit including:
- an equalizer circuit operable to equalize the corrected series of samples to yield a data input;
- a data detector circuit operable to apply a data detection algorithm to a detector input derived from the data input to yield a detected output;
- and
- a data decoder circuit operable to apply a data decoding algorithm to the detected output to yield a decoded data set.
7 more elements
A data processing system, the system comprising:
- an analog to digital converter circuit operable to convert an analog input into a series of digital samples;
- an inter-track interference mitigation circuit including:
- a filter circuit operable to filter a data set derived from a track adjacent to the track from which the analog input is derived to yield inter-track interference values corresponding to the analog input;
- and
- a summation circuit operable to subtract the inter-track interference values from the series of digital samples to yield a corrected series of samples;
- and
- an equalizer circuit operable to apply an equalization algorithm to the corrected series of samples to yield an equalized output
4 more elements
Dependencies are inferred from the claim text.