# US 2016/0252575 A1 · Commanded jtag test access port operations

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2016/0252575 A1
- Document ID: US20160252575A1
- Status: Published application
- Kind: A1
- Application number: 15/152,127
- Filed: 2016-05-11
- Published: 2016-09-01
- Earliest claimed: 2010-03-10
- Assignees: Texas Instruments Incorporated
- Applicants: Texas Instruments Incorporated
- Inventors: Lee D. Whetsel
- Web page: https://patentgrep.com/patent/US20160252575A1

## CPC

- G01R 31/3177: Testing of logic operation, e.g. by logic analysers
- G01R 31/318533: {using scanning techniques, e.g. LSSD, Boundary Scan, JTAG}
- G01R 31/318552: {Clock circuits details}
- G01R 31/318572: {Input/Output interfaces}
- G01R 31/318597: {JTAG or boundary scan test of memory devices (other scan testing of memories G11C29/32)}
- G06F 9/30098: {Register arrangements}
- G06F 11/348: {Circuit details, i.e. tracer hardware}
- G06F 11/3656: {using a specific debug interface}
- G01R: MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits H03J3/12)
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)

## Abstract

The disclosure describes a novel method and apparatus for improving the operation of a TAP architecture in a device through the use of Command signal inputs to the TAP architecture. In response to a Command signal input, the TAP architecture can perform streamlined and uninterrupted Update, Capture and Shift operation cycles to a target circuit in the device or streamlined and uninterrupted capture and shift operation cycles to a target circuit in the device. The Command signals can be input to the TAP architecture via the devices dedicated TMS or TDI inputs or via a separate CMD input to the device.

## Claims

### Claim 1

An integrated circuit comprising:
(a) a TDI signal lead, a TDO signal lead, a TCK signal lead and a TMS signal lead;
(b) a Tap state machine having an input coupled to the TCK signal lead, an input coupled to the TMS signal lead, instruction register control outputs and data register control outputs; an instruction register having an input coupled to the TDI signal lead, an output coupled to the TDO signal lead, control inputs coupled to the instruction control outputs of the Tap state machine and enable outputs;
(c) a commandable data register control router including:
(1) a command circuit having an inverted input coupled to the TCK signal lead, an input coupled to one of the TMS signal lead and the TDI signal lead, and control outputs; and
(2) a routing circuit having first control inputs coupled to the data register control outputs of the Tap state machine, second control inputs coupled to the control outputs of the command circuit, data register control outputs and enable inputs coupled to the enable outputs of the instruction register; and
(d) a data register having an input coupled to the TDI signal lead, an output coupled to the TDO signal lead, and control inputs coupled to the data register control outputs of the routing circuit.

### Claim 2 (depends on 1)

The integrated circuit of claim 1 including functional circuitry and the data register is coupled to the functional circuitry.

### Claim 3 (depends on 1)

The integrated circuit of claim 1 including functional circuitry and the data register is a debug register coupled to the functional circuitry.

### Claim 4 (depends on 1)

The integrated circuit of claim 1 including functional circuitry and the data register is a programming data register coupled to the functional circuitry.

### Claim 5 (depends on 1)

The integrated circuit of claim 1 including instrumentation circuitry and the data register is an instrumentation data register coupled to the instrumentation circuitry.

### Claim 6 (depends on 1)

The integrated circuit of claim 1 including functional circuitry having interconnects and the data register is a boundary register coupled to the interconnects and the functional circuitry.

### Claim 7 (depends on 1)

The integrated circuit of claim 1 including functional circuitry and the data register is a boundary register coupled to the functional circuitry.

### Claim 8 (depends on 1)

The integrated circuit of claim 1 including core circuitry having core interconnects and the data register is a core wrapper boundary register coupled to the core interconnects circuitry.

### Claim 9 (depends on 1)

The integrated circuit of claim 1 including core system logic and the data register is a core wrapper boundary register coupled to the core system logic.

### Claim 10 (depends on 1)

The integrated circuit of claim 1 including functional circuitry having interconnects and another integrated circuit having interconnects and the data register is a boundary register coupled to the interconnects of the functional circuitry and the other integrated circuit.