Radiation Hardened MOS Devices and Methods of Fabrication
AssigneeTexas Instruments Incorporated
InventorJames Fred Salzman
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorJames Fred Salzman
Estimating the term…
Radiation hardened NMOS devices suitable for application in NMOS, CMOS, or BiCMOS integrated circuits, and methods for fabricating them. A device includes a p-type silicon substrate, a field oxide surrounding a moat region on the substrate tapering through a Bird's Beak region to a gate oxide within the moat region, a heavily-doped p-type guard region underlying at least a portion of the Bird's Beak region and terminating at the inner edge of the Bird's Beak region, a gate included in the moat region, and n-type source and drain regions spaced by a gap from the inner edge of the Bird's Beak and guard regions. A variation of minor alterations to the conventional moat and n-type source/drain masks. The resulting devices have improved radiation tolerance while having a high breakdown voltage and minimal impact on circuit density.
A method, comprising:
A method, comprising:
A method, comprising:
Dependencies are inferred from the claim text.