Dual polarity read operation
AssigneeSanDisk Technologies LLC
InventorsALEXANDER BAZARSKY, STELLA ACHTENBERG, ERAN SHARON, ARIEL NAVON, IDAN ALROD, TZ-YI LIU, TIANHONG YAN
Life of this patent
Estimating the term…
Abstract
A data storage device includes a memory die and a controller coupled to the memory die. The memory die includes a resistive memory and read/write circuitry configured to determine a first hard bit value and a second hard bit value of a storage element of the resistive memory. The first hard bit value and the second hard bit value are determined using opposite polarity read voltages. The controller is configured to perform error correction with respect to data read from the resistive memory.
Claims20
A method comprising:
- at a data storage device that includes a resistive memory:
- performing a first read operation with respect to a storage element of the resistive memory to determine a first read bit value of the storage element, wherein performing the first read operation comprises applying a first read voltage having a first polarity;
- performing a second read operation with respect to the storage element to determine a second read bit value of the storage element, wherein performing the second read operation comprises applying a second read voltage having a second polarity opposite the first polarity;
- and
- determining read confidence information associated with the storage element based on at least one of the first read operation or the second read operation.
A data storage device comprising:
- a memory die including a resistive memory and read/write circuitry, wherein the resistive memory includes a plurality of storage elements that stores a representation of an error correction code (ECC) codeword, wherein the read/write circuitry is configured to determine first hard bit values and second hard bit values of the plurality of storage elements, and wherein the first hard bit values and the second hard bit values are determined using opposite polarity read voltages;
- and
- a controller coupled to the memory die, wherein the controller is configured to correct at least one bit error in the representation of the ECC codeword.
A data storage device comprising:
- a memory die including a resistive memory and read/write circuitry, wherein the read/write circuitry is configured to determine a first hard bit value and a second hard bit value of a storage element of the resistive memory, and wherein the first hard bit value and the second hard bit value are determined using opposite polarity read voltages;
- and
- a controller coupled to the memory die, wherein the controller is configured to perform error correction with respect to data read from the resistive memory.
Dependencies are inferred from the claim text.