Logic circuit, processing unit, electronic component, and electronic device
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsWataru UESUGI, Hikaru TAMURA, Atsuo ISOBE
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsWataru UESUGI, Hikaru TAMURA, Atsuo ISOBE
Estimating the term…
A retention circuit provided in a logic circuit enables power gating. The retention circuit includes a first terminal, a node, a capacitor, and first to third transistors. The first transistor controls electrical connection between the first terminal and an input terminal of the logic circuit. The second transistor controls electrical connection between an output terminal of the logic circuit and the node. The third transistor controls electrical connection between the node and the input terminal of the logic circuit. A gate of the first transistor is electrically connected to a gate of the second transistor. In a data retention period, the node becomes electrically floating. The voltage of the node is held by the capacitor.
A logic circuit comprising a first circuit and a second circuit,
Dependencies are inferred from the claim text.