System and method for signal integrity waveform decomposition analysis
AssigneeSignal Integrity Software, Inc.
InventorRichard Joseph Allred
Life of this patent
Estimating the term…
Abstract
A system and method of analyzing signal performance of a hardware system includes dividing a simulation of the hardware system into a chain of blocks, identifying resonant loops between pairs of blocks in the chain of blocks, determining a loop response for each of the identified resonant loops, and determining an impact of each loop response on a performance of the system.
Claims27
A method of analyzing signal performance of a hardware system, the method comprising:
- dividing a simulation of the hardware system into a chain of blocks;
- identifying resonant loops between pairs of blocks in the chain of blocks;
- determining a loop response for each of the identified resonant loops;
- and
- determining an impact of each loop response on a performance of the system.
A computer program product for analyzing signal performance of a hardware system, the computer program product comprising:
- a computer readable persistent storage medium having computer readable program code embodied therewith, the computer readable program code comprising:
- computer readable program code configured to divide, if executed, a simulation of the hardware system into a chain of blocks;
- computer readable program code configured to identify, if executed, resonant loops between pairs of blocks in the chain of blocks;
- computer readable program code configured to determine, if executed, a loop response for each of the identified resonant loops;
- and
- computer readable program code configured to determine, if executed, an impact of each loop response on a performance of the system.
A system for analyzing signal performance of a hardware system, comprising:
- memory storing a waveform analysis simulation program;
- and
- a processor executing the waveform analysis simulation program to divide a simulation of the hardware system into a chain of blocks, to identify resonant loops between pairs of blocks in the chain of blocks, to determine a loop response for each of the identified resonant loops, and determine an impact of each loop response on a performance of the hardware system.
Dependencies are inferred from the claim text.