Transaction response modification within interconnect circuitry
AssigneeArm Limited
InventorsAndrew David TUNE, Arthur Brian LAUGHTON, Daniel Adam SARA, Sean James SALISBURY, Peter Andrew RIOCREUX
Life of this patent
Estimating the term…
Loading patent…
AssigneeArm Limited
InventorsAndrew David TUNE, Arthur Brian LAUGHTON, Daniel Adam SARA, Sean James SALISBURY, Peter Andrew RIOCREUX
Estimating the term…
Interconnect circuitry 10 for connecting transaction masters 4, 6, 8 to transaction slaves 12, 14 includes response modification circuitry 18. The response modification circuitry includes shortlist buffer circuitry 28 storing identification for modification target transaction responses. The response modification circuitry 18 uses this identification data to identify among a stream of transaction responses in transit a modification target transaction response. The response modification circuitry 18 then serves to form a modified transaction response to be sent in place of the modification target transaction response to the transaction master 4, 6, 8.
An apparatus comprising:
Apparatus comprising:
A method comprising:
Dependencies are inferred from the claim text.