Apparatus, systems, and methods for providing wear leveling in solid state devices
AssigneeHGST Netherlands B.V.
InventorsKanishk RASTOGI, Sanoj Kizhakkekara UNNIKRISHNAN, Anand MITRA
Life of this patent
Estimating the term…
Loading patent…
AssigneeHGST Netherlands B.V.
InventorsKanishk RASTOGI, Sanoj Kizhakkekara UNNIKRISHNAN, Anand MITRA
Estimating the term…
Embodiments of the present disclosure provides a memory-efficient mechanism for identifying memory blocks with a low wear count. More particularly, embodiments of the present disclosure provides a mechanism for identifying a memory block whose wear count is within the bottom p % of all wear counts associated with memory blocks in a storage system. If a memory controller always performs the garbage collection operation on a memory block whose wear count is within the bottom p % of all wear counts, then the memory controller is expected to utilize the remaining memory blocks (e.g., memory blocks whose wear count is within the upper (100−p) % of all wear counts) efficiently and level the wear count of at least the remaining memory blocks.
A method comprising:
A storage system comprising:
A non-transitory computer readable medium having executable instructions operable to cause a memory controller in a storage system to:
Dependencies are inferred from the claim text.