Back to results
US 2016/0103729 A1Published application
Memory Fault Patching Using Pre-Existing Memory Structures
AssigneeWisconsin Alumni Research Foundation
InventorsDavid John Palframan, Nam Sung Kim, Mikko Lipasti
Life of this patent
Estimating the term…
Abstract
A computer architecture addresses intermittent memory faults by exploiting redundancy inherent in a hierarchical memory structure, for example, as data moves through various cache levels and registers before use by the processor. Accesses to data from faulted memory areas is diverted to a secondary memory structure holding that data and the secondary memory structure is flagged to increase the persistence of the stored data used for patching against normal updating policies.
Claims17
An electronic computer comprising:
- a processing unit for executing instructions operating on data;
- an electronic memory system adapted to hold instruction values and data values and communicate them with the processing unit, the electronic memory system providing a hierarchy of memory storage structures providing redundant storage of the instruction values and data values among the memory storage structures;
- memory updating circuitry operating to update the values stored in the hierarchy of memory storage structures between different memory storage structure per the hierarchy;
- and
- data access circuitry tracking intermittent faults in first memory locations in a first memory storage structure and, at times when there is an intermittent fault in the first memory location, operating to:
- (a) direct memory accesses intended for the first memory locations to corresponding second memory locations of a second data structure providing redundant storage of data with the first memory locations to patch the first memory locations;
- and
- (b) increase a persistence of data in second memory locations against updating by the memory updating circuitry in comparison to the persistence of the data in the second memory locations when there is no intermittent fault in the first memory locations.
5 more elements
Dependencies are inferred from the claim text.