Dynamic per-decoder control of log likelihood ratio and decoding parameters
AssigneeSeagate Technology LLC
InventorsEarl T. Cohen, Yunxiang Wu, Alexander Hubris, Christopher Brewer
Life of this patent
Estimating the term…
Abstract
An apparatus includes one or more error-correction decoders, a buffer, and at least one processor. The buffer may be configured to store data to be decoded by the one or more error-correction decoders. The at least one processor is generally enabled to send messages to the one or more error-correction decoders. The messages may contain datapath control information corresponding to data in the buffer to be decoded by the one or more error-correction decoders. The one or more error-correction decoders are generally enabled to decode the data read from the buffer according to the corresponding datapath control information.
Claims20
An apparatus comprising:
- one or more error-correction decoders;
- a buffer configured to store data to be decoded by the one or more error-correction decoders;
- and
- at least one processor enabled to send messages to the one or more error-correction decoders, the messages containing datapath control information corresponding to data in the buffer to be decoded by the one or more error-correction decoders, wherein the one or more error-correction decoders are enabled to decode the data read from the buffer according to the corresponding datapath control information.
A method of dynamic per-decoder control of decoding parameters in a non-volatile memory controller comprising the steps of:
- executing one or more instructions using at least one processor coupled to one or more error-correction decoders, wherein the one or more instructions cause the at least one processor to generate one or more messages related to controlling the decoding parameters of the one or more error-correction decoders;
- and
- decoding one or more codewords in the one or more error-correction decoders in response to the one or more messages generated by the at least one processor.
An apparatus comprising:
- a non-volatile memory configured to process a plurality of read/write operations;
- and
- a controller operatively coupled to the non-volatile memory, wherein the controller comprises one or more error-correction decoders, a buffer configured to store data to be decoded by the one or more error-correction decoders, and at least one processor enabled to send messages to the one or more error-correction decoders, wherein the messages are configured to deliver datapath control information, the data is read from the buffer and delivered to the one or more error-correction decoders, and the one or more error-correction decoders are enabled to decode the data read from the buffer according to the datapath control information.
Dependencies are inferred from the claim text.