Decimal and binary floating point rounding
AssigneeInternational Business Machines Corporation
InventorsSteven R. CARLOUGH, Klaus M. KROENER, Petra LEBER, Cedric LICHTENAU, Silvia M. MUELLER
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsSteven R. CARLOUGH, Klaus M. KROENER, Petra LEBER, Cedric LICHTENAU, Silvia M. MUELLER
Estimating the term…
Arithmetic logic circuitry is provided for performing a floating point arithmetic add/subtract operation on first and second floating point numbers. The method includes: generating a guard digit for the first or second number by transforming the first and second numbers by a compressing function; determining a result depending on the arithmetic operation, a sum of the transformed floating point numbers, and first and second differences of the transformed floating point numbers, and determining a corresponding result plus one by additionally adding a value of one to the result; generating injection values for rounding the final result; generating injection carry values based on the transformed first and second numbers and the injection values; and selecting the final result from the result, the result plus one, and a least significant digit, based on the injection carry values and the end around carry signals.
A logic device comprising:
A logic method comprising:
A computer program product for performing a floating point arithmetic add/subtract operation on a first floating point number and a second floating number, the computer program product comprising:
Dependencies are inferred from the claim text.