Implementing enhanced phase change memory (pcm) read latency through coding
AssigneeHGST Netherlands B.V.
InventorsZvonimir Z. Bandic, Cyril Guyot, Eun Jee Lee, Robert Eugeniu Mateescu, Dejan Vucinic
Life of this patent
Estimating the term…
Abstract
A method, apparatus, and storage device are provided for implementing enhanced performance with enhanced phase-change-memory (PCM) read latency through coding. A coding algorithm is used to write data to the PCM including a redundancy chip enabling recovery of inaccessible partition data by reading other partitions. A read operation is served by reading parity lines and computing data for the read operation from a blocked written-to partition.
Claims20
A method for implementing enhanced performance with enhanced phase-change-memory (PCM) read latency to phase-change-memory (PCM) comprising:
- providing the PCM including a redundancy chip;
- using a coding algorithm to write data to the PCM including the redundancy chip enabling recovering inaccessible partition data by reading other partitions;
- and
- serving a read operation from an otherwise blocked written-to partition by reading parity lines from other partitions and computing data for the read operation.
An apparatus for implementing enhanced performance with enhanced phase-change-memory (PCM) read latency to phase-change-memory (PCM) comprising:
- a controller;
- said controller using a coding algorithm to write data to the PCM including a redundancy chip enabling recovering inaccessible partition data by reading other partitions;
- and
- said controller serving a read operation from an otherwise blocked written-to partition by reading parity lines from other partitions and computing data for the read operation.
A data storage device comprising:
- a phase-change-memory (PCM) including a redundancy chip;
- a controller for implementing enhanced performance with enhanced phase-change-memory (PCM) read latency to the phase-change-memory (PCM);
- said controller using a coding algorithm to write data to the PCM including the redundancy chip enabling recovering inaccessible partition data by reading other partitions;
- and
- said controller serving a read operation from an otherwise blocked written-to partition by reading parity lines from other partitions and computing data for the read operation.
Dependencies are inferred from the claim text.