Voltage monitoring system
AssigneeFreescale Semiconductor, Inc.
InventorsKumar Abhishek, Aniruddha Gupta, Sunny Gupta, Nitin Pant
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsKumar Abhishek, Aniruddha Gupta, Sunny Gupta, Nitin Pant
Estimating the term…
An integrated circuit (IC) includes a digital-to-analog converter (DAC), a voltage monitoring circuit, and a controller. The voltage monitoring circuit includes low voltage detect (LVD) and low voltage warning (LVW) circuits that generate LVD and LVW reference voltage signals. The controller generates and stores a voltage margin word (a difference between first and second DAC words that correspond to the LVD and LVW reference voltage signals, respectively). The controller compares the voltage margin word with predetermined maximum and minimum voltage margin words. If the voltage margin word does not lie between the predetermined maximum and minimum voltage margin words, the controller generates a voltage trimming signal that scales the LVW reference voltage signal. After scaling, if the voltage margin word lies between the predetermined maximum and minimum voltage margin words, the controller generates a calibration pass signal, otherwise the controller generates a calibration fail signal.
A system for calibrating a reference voltage signal in an integrated circuit, comprising:
A method of calibrating a reference voltage signal of an integrated circuit that includes a digital-to-analog converter (DAC), a voltage monitoring circuit, and a digital controller, comprising:
Dependencies are inferred from the claim text.