Delay circuit
AssigneeQUALCOMM Incorporated
InventorsGuneet Singh, Yuehchun Claire Cheng, Jan Christian Diffenderfer, Vaishnav Srinivas, Robert Won Chol Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsGuneet Singh, Yuehchun Claire Cheng, Jan Christian Diffenderfer, Vaishnav Srinivas, Robert Won Chol Kim
Estimating the term…
Systems and methods for delay control are described herein. In one embodiment, a delay circuit comprises a first delay path and a second delay path. The delay circuit also comprises a plurality of switches, wherein each switch is coupled between different points on the first and second delay paths, and each switch is configured to turn on or off in response to a respective one of a plurality of select signals. The delay circuit further comprises a multiplexer having a first input coupled to an output of the first delay path, a second input coupled to an output of the second delay path, and an output coupled to an output of the delay circuit, wherein the multiplexer is configured to selectively couple one of the outputs of the first and second delay paths to the output of the delay circuit in response to a second select signal.
A delay circuit, comprising:
A method for controlling delay of a delay circuit, the delay circuit comprising first and second delay paths and a plurality of switches, wherein each of the plurality of switches is coupled between different points on the first and second delay paths, the method comprising:
An apparatus for controlling delay of a delay circuit, the delay circuit comprising first and second delay paths and a plurality of switches, wherein each of the plurality of switches is coupled between different points on the first and second delay paths, the apparatus comprising:
Dependencies are inferred from the claim text.