Back to results
US 2016/0078222 A1Published application
Returning to a control transfer instruction
AssigneeIntel Corporation
InventorsBaiju PATEL, Vedvyas Shanbhogue, Ravi Sahita
Life of this patent
Estimating the term…
Abstract
In an embodiment, the present invention includes a processor having a decode unit and an execution unit. The decode unit is to decode control transfer instructions and the execution unit is to execute control transfer instructions, the control transfer instructions including a call instruction and a return instruction. The processor is to operate in a first mode in which the processor is to raise a fault if a next instruction to be executed immediately after the return instruction is not the call instruction.
Claims20
A processor comprising:
- a decode unit to decode a plurality of control transfer instructions, the plurality of control transfer instructions including a call instruction and a return instruction;
- and
- an execution unit to execute the plurality of control transfer instructions;
- wherein the processor is to operate in a first mode in which the processor is to raise a fault if a next instruction to be executed immediately after the return instruction is not the call instruction.
1 more element
A method comprising:
- decoding, by a processor, a return instruction;
- determining, by the processor in a first mode, whether a next instruction immediately after the return instruction is not a call instruction;
- and
- raising a fault in response to determining, in the first mode, that the next instruction is not a call instruction.
1 more element
A system comprising:
- a memory including a sequence of instructions to be executed by a processor, the sequence of instructions including a call instruction and a return instruction;
- and
- the processor, including
- a decode unit to decode the sequence of instructions, and
- an execution unit to execute the sequence of instructions;
- wherein the processor is to operate in a first mode in which the processor is to raise a fault if a next instruction to be executed immediately after the return instruction is not the call instruction
3 more elements
Dependencies are inferred from the claim text.