Subthreshold standard cell logic library
OwnerNackieb M. Kamin, Gregory Lum +1inventors
InventorsNackieb M. Kamin, Gregory Lum, Henry Au
Life of this patent
Estimating the term…
Loading patent…
OwnerNackieb M. Kamin, Gregory Lum +1inventors
InventorsNackieb M. Kamin, Gregory Lum, Henry Au
Estimating the term…
A subthreshold standard cell library addresses the energy efficiency of electronic systems, thereby significantly reducing power consumption. Recent energy performance requirements are causing the next-generation system manufacturers to explore approaches to lower power consumption. Subthreshold operation has been examined and implemented in designing ultra low power standard cell designs that operate beyond the normal modes of operation, with the potential for large energy savings. Operation of CMOS (Complementary Metal Oxide Semiconductor) transistors in the subthreshold regime, where the supply voltage used in operation is orders of magnitude below the normal operating voltage of typical transistors, has proven to be very beneficial for energy constrained systems as it enables minimum energy consumption in Application Specific Integrated Circuits (ASICs).
A standard cell logic library for synthesizing an application specific integrated circuit (ASIC) using a TSMC 0.25 μm process, said library comprising:
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
Dependencies are inferred from the claim text.