Method of reading out a cmos image sensor and a cmos image sensor configured for carrying out such method
AssigneeTeledyne Dalsa B.V.
InventorWillem Hendrik Maes
Life of this patent
Estimating the term…
Loading patent…
AssigneeTeledyne Dalsa B.V.
InventorWillem Hendrik Maes
Estimating the term…
The invention relates to a method of reading out a CMOS image sensor. The respective pixels having a first mode and a second mode. The method comprises: i) setting a respective pixel (Pxl) in the first mode (SS); ii) resetting the respective pixel (Pxl) such that the predefined voltage (V_ref) is set over the photo-diode (Dde) and the first capacitance (C_low); iii) collecting charge carriers generated by the incident light on the respective photo-diode (Dde), wherein the collected charge carriers reduce the pixel potential (Vp) on the respective photo-diode (Dde) iv) reading out the respective pixel (Pxl) while set in the first mode (SS) and storing the pixel potential (Vp); v) reading out the respective pixel (Pxl) while set in the second mode (LS) and storing the pixel potential (Vp); vi) resetting the respective pixel (Pxl) such that the predefined voltage (V_ref) is set over the photo-diode (Dde), the first capacitance (C_low), and the second capacitance (C_high); vii) reading out the respective pixel (Pxl) while set in the second mode (LS) and storing the pixel potential (Vp), and viii) reading out the respective pixel (Pxl) while set in the first mode (SS) and storing the pixel potential (Vp). The method results in an increased dynamic range of the CMOS image sensor. The invention also relates to the CMOS image sensor as such.
A method of reading out a CMOS image sensor, the CMOS image sensor comprising an array of pixels (Pxl) for sensing incident light, wherein each pixel (Pxl) comprises a largely-pinned photo-diode (Dde) arranged in reverse-bias, a first capacitance (C_low) arranged parallel to the largely-pinned photo-diode (Ddw), a switch (T_sw), a second capacitance (C_high) that can be switched in parallel with the first capacitance (C_low) by closing the switch (T_sw), and reset circuitry (T_res) for resetting a pixel potential (Vp) on the cathode of the photo diode (Dde) to a predefined voltage (V_ref),
A CMOS image sensor comprising an array of pixels (Pxl) for sensing incident light, wherein each pixel (Pxl) comprises a largely-pinned photo-diode (Dde) arranged in reverse-bias, a first capacitance (C_low) arranged parallel to the largely-pinned photo-diode (Dde), a switch (T_sw), a second capacitance (C_high) that can be switched in parallel with the first capacitance (C_low) by closing the switch (T_sw), and reset circuitry (T_res) for resetting a pixel potential (Vp) on the cathode of the photo diode (Dde) to a predefined voltage (V_ref),
The CMOS image sensor as claimed in claim wherein the pinning potential of the photodiode (Dde) is lower than a lower limit of the linear range of the pixel potential (Vp) such that within the linear range of the pixel (Pxl) the photo-diode (Dde) does not substantially store the charge carriers generated by the incident light.
Dependencies are inferred from the claim text.