Semiconductor device configured for avoiding electrical shorting
AssigneeGlobalfoundries Inc.
InventorsRuilong XIE, Ryan Ryoung-han KIM, Chanro Park, William James Taylor, JR., John A. IACOPONI
Life of this patent
Estimating the term…
Loading patent…
AssigneeGlobalfoundries Inc.
InventorsRuilong XIE, Ryan Ryoung-han KIM, Chanro Park, William James Taylor, JR., John A. IACOPONI
Estimating the term…
In one aspect a semiconductor device as set forth herein can include a spacer having a first section of a first material and a second section of a second material, the second section disposed above a certain elevation and the first section disposed below the certain elevation. In one aspect a semiconductor device as set forth herein can include a conductive gate structure having a first length at elevations below a certain elevation and a second length at elevations above the certain elevation, the second length being less than the first length. A semiconductor device having one or more of a plural material spacer or a reduced length upper elevation conductive gate structure can feature a reduced likelihood of electrical shorting.
A semiconductor device comprising:
A semiconductor device comprising:
A method comprising:
Dependencies are inferred from the claim text.