Memory device
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYen-Huei CHEN, Li-Wen WANG, Chih-Yu LIN
Life of this patent
Estimating the term…
Abstract
A memory device includes a memory cell electrically connected to a power line and a power supply unit configured to control a voltage level on the power line. The power supply unit receives a control signal corresponding to a write cycle of the memory cell and, responsive to a first state of the control signal, outputs a first voltage level on the power line. Responsive to a second state of the control signal, the power supply unit outputs a second voltage level on the power line, the second voltage level having a magnitude less than a magnitude of the first voltage level.
Claims20
A memory device, comprising:
- a memory cell electrically connected to a power line;
- and
- a power supply unit configured to control a voltage level on the power line, the power supply unit further configured to:
- receive a control signal corresponding to a write cycle of the memory cell;
- responsive to a first state of the control signal, output a first voltage level on the power line;
- and
- responsive to a second state of the control signal, output a second voltage level on the power line, the second voltage level having a magnitude less than a magnitude of the first voltage level.
A memory device, comprising:
- a memory cell electrically connected to a power line;
- and
- a power supply unit configured to receive a first supply voltage and output a second supply voltage on the power line, the power supply unit comprising:
- a first pull-down unit configured to receive a first signal corresponding to a write cycle of the memory cell;
- and
- a second pull-down unit configured to receive a second signal corresponding to the write cycle of the memory cell, wherein
- the power supply unit is configured to output the second supply voltage having a voltage level based on the first signal and the second signal.
A memory device, comprising:
- a memory array configured to receive a supply voltage;
- a power supply unit configured to output the supply voltage at one voltage level of a plurality of voltage levels based on a control signal;
- and
- a signal generator configured to output the control signal based on a clock signal, a write enable signal, and an address signal, wherein two voltage levels of the plurality of voltage levels correspond to the control signal generated in response to a write operation to a memory cell in the memory array.
Dependencies are inferred from the claim text.